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ABSTRACT 
The field of high-frequency circuit design is receiving significant industrial at-
tention due to variety of radio frequency and microwave applications. This 
work proposes the low power, low phase noise and low phase error quadrature 
voltage controlled oscillator (LP3 - QVCO) for wireless receiver applications. 
An enhanced investigation and design of the low power, low phase noise and 
low phase error quadrature voltage controlled oscillator (LP 3 - QVCO) is 
carried out in comparison to conventional LC- QVCO. The design, imple-
mentation and characterization of the complementary LP3 - QVCO is carried 
out with the integration of 40 S1 source damping resistor (Rdmp), tail biasing 
resistor (Rtait) and multifinger gate width configuration of the pMOS varac-
tors and 50 S1 impedance of common drain output buffers. The LP3 - QV CO 
implementation is carried out using 0.18 p,m, 6 metal, 1 poly, 1.8 V and 0.13 
p,m, 8 metal, 1 poly, 1.2 V deep sub-micron CMOS and RF CMOS process 
technologies. The three different designs with the center frequencies of 2.8 
GHz, 3.1 GHz and 3.8 GHz are implemented using 0.18 p,m CMOS and RF 
CMOS process technology. The remaining four designs with the center fre-
quencies of 4.35 GHz and 5 GHz are implemented using 0.13 p,m RF CMOS 
process technologies. The LP3 - QVCO design exhibit the measured phase 
noise of -110.13 dBc/Hz and -108.54 dBc/Hz at the offset frequency of 1 MHz, 
with multifinger gate width configuration of pMOS varactor (3.125 p,m x 64 
= 200 p,m) and (8 p,m x 25 = 200 p,m), respectively. The phase noise im-
provement of 1.63 dB is achieved in LP3 - QVCO design implemented with 
(3.125 I'm x 64 = 200 I'm) mult.ifinger gate width configuration of pMOS 
varactor in comparison to (8 f.tm x 25 = 200 f.tm). The measured center fre-
quency of the LP3 - QVCO is 4.35 GHz with the frequency tuning range of 
4.21 GHz to 4.44 GHz. Both LP3 - QVCO core power dissipation is 3.36 
m W from 1.2 V de power supply. The measured phase error is less than 0.2'. 
The calculated figure of merit (FOM) is -177.6 dBc/Hz. The symmetrical 
spiral inductor is also used with patterned ground shield (PGS). The quality 




Bidang rekabentuk litar frekuensi-tinggi kini mendapat perhatian industri 
discbabkan kepelbagaian kegunaan frekuensi radio dan gelombang mikro. Kerja 
ini mencadangkan pengayun kuadratur terkawal voltan berkuasa rendah, bis-
ing fasa yang rendah and ralat fasa yang rendah (LP3 - QVCO) untuk 
keguanan penerima tanpa wayar. Suatu peningkatan dan rekabentuk pen-
gayun terkawal voltan (LP3 - QVCO) berkuasa rendah, bising fasa yang 
rendah, ralat fasa yang rendah telah dilaksanakan berbanding kepada LC -
QVCO yang konvensional. Rekabentuk, pelaksanaan dan pencirian memper-
lengkapkan LP3 - QVCO telah dilaksanakan dengan penyepaduan bersama 
pclcmah perintang sumber (Rdmv) 40 D, perintang pincang ekor (Rtait), kon-
figurasi varaktor pMOS Iebar pintu pelbagai jari dan suatu penimbal kcluaran 
parit sepunya berimpedans 50 D. Perlaksanaan LP3 - QVCO menggunakan 
telmologi pemprosesan kedalaman sub-mikron CMOS dan RF CMOS, 0.18 
J.Lm, 6 logam, 1 poly, 1.8 V dan 0.13 J.Lm, 8 logam, 1 poly, 1.2 V. Tiga re-
abentuk berbeza menghasilkan frekuensi tengah 2.8 GHz, 3.1 GHz dan 3.8 
GHz tclah dilaksana menggunakan teknologi pemproscsan CMOS 0.18 J.Lm. 
Sclanjutnya empat rekabentuk berfrekuensi tengah 4.35 GHz dan 5 GHz telah 
dilaksana menggunakan tcknologi pcmprosesan RF CMOS 0.13 J.Lm. Rc-
abentuk LP3 - QVCO menunjukkan bising fasa -110.05 dBc/Hz dan -108.54 
dBc/Hz pada frekuensi ofset 1 MHz, masing-masing dengan konfugurasi varak-
tor pMOS pelbagai Iebar pintu (3.125 f.Lill x 64 = 200 J.Lm) dan (8 J.Lm x 25 = 
200 f.Lm). Penambaikan bising fasa 1.63 dB telah dicapai oleh LP3 - QVCO 
yang laksanakan dcngan konfugurasi varaktor pMOS Iebar pintu (3.125 f.LID x 
64 = 200 f.LID) dibandingkan kcpada (8 f.Lill x 25 = 200 f.LID). Frequensi te-ngah 
LP3 - QVCO yang ukur adalah 4.35 GHz dengan julat talaan frekuensi 4.21 
GHz ke 4.44 GHz. Lesapan kuasa teras kedua-dua rckabentuk LP3 - QVCO 
adalah 3.45 m W daripada pembekal kuasa 1.2 V. Ralat fasa yang diukur 
adalah kurang daripada 0.2'. Rajah merit (FOM) yang dikira ialah 177.6 
dBc/Hz. Gegelong induktor yang simmetri tclah digunakan bersama "pat-
terned ground shield" (PGS). Faktor kualiti (Q) induktor ialah 18.6 dan 
dilaksana menggunakan pemprosessan teknologi RF CMOS 0.13 f.LID. 
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